A programmable 2H-MoTe floating-gate field-effect transistor (FGFET)-based complementary metal oxide semiconductor (CMOS) array has been fabricated on the grown substrate. Coplanar grown metallic 1T'-MoTe serves as the source and drain electrodes. The conductive type of the 2H-MoTe channel is manipulated by a top-gate engineering method. A typical FGFET-based CMOS device has a memory window as large as ∼10.6 V and power consumption as low as 0.39 nW. The threshold voltage and output voltage of the device can be modulated by programming voltage pulses. Various stable and reproducible logic functions are implemented. The CMOS array has a high device yield of 90%. We attribute our achievement to the high-quality CVD-grown large-scale 2H/1T'-MoTe coplanar heterostructure, the novel method for p/n-type conversion of 2H-MoTe, and the reliable device process that is compatible with the silicon-based process. This innovative integration of memory and CMOS opens a way to realizing energy-efficient logic-in-memory circuits based on two-dimensional transition metal dichalcogenides.
Download full-text PDF |
Source |
---|---|
http://dx.doi.org/10.1021/acs.nanolett.4c06640 | DOI Listing |
Nano Lett
March 2025
State Key Lab for Mesoscopic Physics and Frontiers Science Center for Nano-optoelectronics, School of Physics, Peking University, Beijing 100871, China.
A programmable 2H-MoTe floating-gate field-effect transistor (FGFET)-based complementary metal oxide semiconductor (CMOS) array has been fabricated on the grown substrate. Coplanar grown metallic 1T'-MoTe serves as the source and drain electrodes. The conductive type of the 2H-MoTe channel is manipulated by a top-gate engineering method.
View Article and Find Full Text PDFIEEE Trans Biomed Circuits Syst
January 2025
Integrate-and-fire (I&F) neurons used in neuromorphic systems are traditionally optimized for low energy-per-spike and high density, often excluding the complex dynamics of biological neurons. Limited dynamics cause missed opportunities in applications such as modeling time-varying physical systems, where using a small number of neurons with rich nonlinearities can enhance network performance, even when rich neurons incur a marginally higher cost. By adding additional coupling into the gate of one transistor within an I&F neuron, we parsimoniously achieve a highly nonlinear system capable of exhibiting rich dynamics and chaos.
View Article and Find Full Text PDFIEEE Trans Biomed Eng
December 2024
Objective: Tissue penetrating active neural probes provide large and densely packed microelectrode arrays for the fine-grained investigation of brain circuits and for advancing brain-machine interfaces (BMIs). To improve the electrical interfacing performances of such stiff silicon devices, which typically elicit a vigorous foreign body reaction (FBR), here we perform insertion force measurements and derive probe layout and implantation procedure optimizations.
Methods: We performed in-vivo insertion force measurements to evaluate the impact of probe design and implantation speed on mechanically induced trauma and iatrogenic injury.
IEEE Trans Neural Syst Rehabil Eng
December 2024
Clinical trials previously demonstrated the notable capacity to elicit visual percepts in blind patients affected with retinal diseases by electrically stimulating the remaining neurons on the retina. However, these implants restored very limited visual acuity and required transcutaneous cables traversing the eyeball, leading to reduced reliability and complex surgery with high postoperative infection risks. To overcome the limitations imposed by cables, a retinal implant architecture in which near-infrared illumination carries both power and data through the pupil to a digital stimulation controller is presented.
View Article and Find Full Text PDFThis work presents a programmable CMOS DEP chip that allows real-time control over the spatial distribution of DEP force, enabling controlled cell movement on the chip surface, from single-cell manipulation to multi-cell patterning. Implemented on a standard 0.18 μm CMOS process without post-processing, the chip features a 128 × 128 array of individually controllable 10 μm microelectrodes with 0.
View Article and Find Full Text PDFEnter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!