The instability in threshold voltage () and charge distributions in noncircular cells of three-dimensional (3D) NAND flash memory are investigated. Using TCAD simulation, we aim to identify the main factors influencing the of noncircular cells. The key focus is on the nonuniform trapped electron density in the charge trapping layer (CTL) caused by the change in electric field between the circular region and the spike region. There are less-trapped electron (LT) regions within the CTL of programmed noncircular cells, which significantly enhances current flow. Remarkably, more than 50% of the total current flows through these LT regions when the spike size reaches 15 nm. We also performed a comprehensive analysis of the relationship between charge distribution and in two-spike cells with different heights (H) and angles between spikes (θ). The results of this study demonstrate the potential to improve the reliability of next-generation 3D NAND flash memory.
Download full-text PDF |
Source |
|---|---|
| http://www.ncbi.nlm.nih.gov/pmc/articles/PMC10673099 | PMC |
| http://dx.doi.org/10.3390/mi14112007 | DOI Listing |
Publication Analysis
Top Keywords
Similar Publications
Design of an Atomic Layer-Deposited InO/GaO Channel Structure for High-Performance Thin-Film Transistors.
ACS Appl Mater Interfaces
January 2025
Department of Electronic Engineering, Hanyang University, Seoul 04763, Republic of Korea.
For potential application in advanced memory devices such as dynamic random-access memory (DRAM) or NAND flash, nanolaminated indium oxide (In-O) and gallium oxide (Ga-O) films with five different vertical cation distributions were grown and investigated by using a plasma-enhanced atomic layer deposition (PEALD) process. Specifically, this study provides an in-depth examination of how the control of individual layer thicknesses in the nanolaminated (NL) IGO structure impacts not only the physical and chemical properties of the thin film but also the overall device performance. To eliminate the influence of the cation composition ratio and overall thickness on the IGO thin film, these parameters were held constant across all conditions.
View Article and Find Full Text PDFOrigin of the Temperature Dependence of Gate-Induced Drain Leakage-Assisted Erase in Three-Dimensional nand Flash Memories.
Micromachines (Basel)
December 2024
Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, 20133 Milan, Italy.
Through detailed experimental and modeling activities, this paper investigates the origin of the temperature dependence of the Erase operation in 3D nand flash arrays. First of all, experimental data collected down to the cryogenic regime on both charge-trap and floating-gate arrays are provided to demonstrate that the reduction in temperature makes cells harder to Erase irrespective of the nature of their storage layer. This evidence is then attributed to the weakening, with the decrease in temperature, of the gate-induced drain leakage (GIDL) current exploited to set the electrostatic potential of the body of the nand strings during Erase.
View Article and Find Full Text PDFBalancing Page Endurance Variation Between Layers to Extend 3D NAND Flash Memory Lifetime.
Micromachines (Basel)
November 2024
School of Computer and Artificial Intelligence, Wuhan University of Technology, Wuhan 430070, China.
With vertical stacking, 3D NAND's flash memory can achieve continuous capacity growth. However, the endurance variation between the stacked layers becomes more and more significant due to process variation, which will lead to the underutilization of many pages and seriously affect the lifetime of 3D NAND's flash memory. We investigated the endurance variation characteristics between layers and divided the stacked layers into the top, middle, and bottom layers according to the endurance characteristics.
View Article and Find Full Text PDFIntelligence data acquisition based on embedded system in Chinese cuisine cooker (CCICR V1.0).
Sci Rep
October 2024
Faculty of Electronic Information and Electrical Engineering, Dalian University of Technology, LingGong Road, Dalian, 116024, Liaoning, China.
The Chinese cooking process, intricate and diverse, encompasses a wide range of dishes, generating substantial data that often poses significant challenges for automation. To address these challenges, this paper introduces a versatile, highly reliable, user-friendly, and intelligent data recorder specifically designed for Chinese cuisine-the Chinese Cuisine Intelligent Cooker Recorder-V1.0 (CCICR-V1.
View Article and Find Full Text PDFEnhancing Charge Trapping Performance of Hafnia Thin Films Using Sequential Plasma Atomic Layer Deposition.
Nanomaterials (Basel)
October 2024
Department of Advanced Materials Engineering, Tech University of Korea, Siheung 15073, Republic of Korea.
We aimed to fabricate reliable memory devices using HfO, which is gaining attention as a charge-trapping layer material for next-generation NAND flash memory. To this end, a new atomic layer deposition process using sequential remote plasma (RP) and direct plasma (DP) was designed to create charge-trapping memory devices. Subsequently, the operational characteristics of the devices were analyzed based on the thickness ratio of thin films deposited using the sequential RP and DP processes.
View Article and Find Full Text PDFWant AI Summaries of new PubMed Abstracts delivered to your In-box?
Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!