An Amorphous Native Oxide Shell for High Bias-Stress Stability Nanowire Synaptic Transistor.

Adv Sci (Weinh)

School of Physics, State Key Laboratory of Crystal Materials, Shandong University, Jinan, 250100, P. R. China.

Published: November 2023

The inhomogeneous native oxide shells on the surfaces of III-V group semiconductors typically yield inferior and unstable electrical properties metrics, challenging the development of next-generation integrated circuits. Herein, the native GaO shells are profitably utilized by a simple in-situ thermal annealing process to achieve high-performance GaSb nanowires (NWs) field-effect-transistors (FETs) with excellent bias-stress stability and synaptic behaviors. By an optimal annealing time of 5 min, the as-constructed GaSb NW FET demonstrates excellent stability with a minimal shift of transfer curve (ΔV ≈ 0.54 V) under a 60 min gate bias, which is far more stable than that of pristine GaSb NW FET (ΔV ≈ 8.2 V). When the high bias-stress stability NW FET is used as the chargeable-dielectric free synaptic transistor, the typical synaptic behaviors, such as short-term plasticity, long-term plasticity, spike-time-dependent plasticity, and reliable learning stability are demonstrated successfully through the voltage tests. The mobile oxygen ion in the native GaO shell strongly offsets the trapping states and leads to enhanced bias-stress stability and charge retention capability for synaptic behaviors. This work provides a new way of utilizing the native oxide shell to realize stable FET for chargeable-dielectric free neuromorphic computing systems.

Download full-text PDF

Source
http://www.ncbi.nlm.nih.gov/pmc/articles/PMC10625101PMC
http://dx.doi.org/10.1002/advs.202302516DOI Listing

Publication Analysis

Top Keywords

bias-stress stability
16
native oxide
12
synaptic behaviors
12
oxide shell
8
high bias-stress
8
synaptic transistor
8
native gao
8
gasb fet
8
Δv ≈
8
fet chargeable-dielectric
8

Similar Publications

Performance enhancement of InSnZnO thin-film transistors by modifying the dielectric-semiconductor interface with colloidal quantum dots.

Nanoscale Adv

December 2024

Key Laboratory of Optoelectronic Devices and Systems of Ministry of Education and Guangdong Province, State Key Laboratory of Radio Frequency Heterogeneous Integration, College of Physics and Optoelectronic Engineering, Shenzhen University Shenzhen 518060 China

Thin film transistors (TFTs) with InSnZnO (ITZO) and AlO as the semiconductor and dielectric layers, respectively, were investigated, aiming to elevate the device performance. Chemically synthesized CuInS/ZnS core/shell colloidal quantum dots (QDs) were used to passivate the semiconductor/dielectric interface. Compared with the pristine device, the device with the integrated QDs demonstrates remarkably improved electrical performance, including a higher electron mobility and a lower leakage current.

View Article and Find Full Text PDF

The study of dredged fill in Guangdong (GD), China, is of great significance for reclamation projects. Currently, there are relatively few studies on dredged fill in Guangdong, and there are many differences in the engineering characteristics of dredged fill foundations formed through land reclamation and natural foundations. In order to have a more comprehensive understanding of the physico-mechanical properties of blowing fill in the coastal area of GD and to understand the effect of its long-term creep row on the long-term settlement and deformation of buildings, the material properties, microstructure, elemental composition, triaxial shear properties, and triaxial creep properties of dredged fill in Guangdong were studied and analyzed through indoor geotechnical tests, scanning electron microscopy (SEM), X-ray diffraction (XRD), and conventional triaxial shear tests and triaxial creep tests.

View Article and Find Full Text PDF

The bias-stress effects of bottom-gate top-contact polymer-based organic field-effect transistors (OFETs) with different channel lengths (50-500 μm) were evaluated by repeating cycles of prolonged on-state gate-bias application and transfer characteristics measurements in the linear regime. The thicknesses of poly(didodecylquaterthiophene--didodecylbithiazole) active layers were 26 and 37 nm. All OFETs exhibited nonlinear (nonideal) transfer characteristics with a maximum transconductance within the gate-source voltage sweep range.

View Article and Find Full Text PDF

For operation as power amplifiers in RF applications, high electron mobility transistor (HEMT) structures are subjected to a range of bias conditions, applied at both the gate and drain terminals, as the device is biased from the OFF- to ON-state conditions. The stability of the device threshold voltage (V) condition is imperative from a circuit-design perspective and is the focus of this study, where stresses in both the ON and OFF states are explored. We see rapid positive threshold voltage increases under negative bias stress and subsequent recovery (i.

View Article and Find Full Text PDF

High- polymeric layers were prepared by combining various functional groups and were applied as gate dielectrics for practical organic field-effect transistors (OFETs). Crosslinking of the polymeric layers through UV-assisted organic azide fluorine-based crosslinkers induced dramatic improvements in the electrical performance of the OFET, such as field-effect mobility and bias-stress stability. Our synthesis and manufacturing method can be a useful technique for ensuring device operation stability and electrical property enhancement.

View Article and Find Full Text PDF

Want AI Summaries of new PubMed Abstracts delivered to your In-box?

Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!