In this work, the effects of total dose irradiation on the parasitic bipolar junction transistor (BTJ) in 130 nm PDSOI MOSFETs were investigated. The experimental results demonstrate that irradiation-induced oxide-trap charges can modify the E-B junction barrier, and thereby make the common-emitter gain β0 of the parasitic BJT in NMOS device increase, while decreasing it in a PMOS device. Additionally, irradiation-generated oxide-trap charges in shallow trench isolation (STI) elevate the surface electrostatic potential of the gate above the STI sidewall, thus providing an additional channel from the emitter to the collector. Moreover, these charges may generate parasitic reverse conductive paths at the STI/Si interface under high dose irradiation, thereby enhancing the leakage current in the front gate channel and diminishing the significance of the parasitic BJT. Under irradiation, the electric field intensity difference between two biases leads to higher β0 of the parasitic BJT in PG-biased devices than in ON-biased ones. Furthermore, the lifting effect of irradiation on β0 increases in wide or short channel irradiated devices, which can be explained using simulations and an emitter current crowding effect model.
Download full-text PDF |
Source |
|---|---|
| http://www.ncbi.nlm.nih.gov/pmc/articles/PMC10537965 | PMC |
| http://dx.doi.org/10.3390/mi14091679 | DOI Listing |
Publication Analysis
Top Keywords
Similar Publications
N-Channel MOSFET Reliability Issue Induced by Visible/Near-Infrared Photons in Image Sensors.
Sensors (Basel)
December 2023
Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu 300, Taiwan.
Image sensors such as single-photon avalanched diode (SPAD) arrays typically adopt in-pixel quenching and readout circuits, and the under-illumination first-stage readout circuits often employs high-threshold input/output (I/O) or thick-oxide metal-oxide-semiconductor field-effect transistors (MOSFETs). We have observed reliability issues with high-threshold n-channel MOSFETs when they are exposed to strong visible light. The specific stress conditions have been applied to observe the drain current (I) variations as a function of gate voltage.
View Article and Find Full Text PDFEffect of Total Dose Irradiation on Parasitic BJT in 130 nm PDSOI MOSFETs.
Micromachines (Basel)
August 2023
Shanghai Institute of Microsystems and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China.
In this work, the effects of total dose irradiation on the parasitic bipolar junction transistor (BTJ) in 130 nm PDSOI MOSFETs were investigated. The experimental results demonstrate that irradiation-induced oxide-trap charges can modify the E-B junction barrier, and thereby make the common-emitter gain β0 of the parasitic BJT in NMOS device increase, while decreasing it in a PMOS device. Additionally, irradiation-generated oxide-trap charges in shallow trench isolation (STI) elevate the surface electrostatic potential of the gate above the STI sidewall, thus providing an additional channel from the emitter to the collector.
View Article and Find Full Text PDFResearch on Temperature Dependence of Single-Event Burnout in Power MOSFETs.
Micromachines (Basel)
May 2023
Laboratory of Digital IC and Space Application, School of Microelectronics, Xidian University, Xi'an 710071, China.
Power MOSFETs are found to be very vulnerable to single-event burnout (SEB) in space irradiation environments, and the military components generally require that devices could operate reliably as the temperature varies from 218 K to 423 K (-55 °C to 150 °C); thus, the temperature dependence of single-event burnout (SEB) in power MOSFETs should be investigated. Our simulation results showed that the Si power MOSFETs are more tolerant to SEB at a higher temperature at the lower LET (10 MeV∙cm/mg) due to the decrease of the impact ionization rate, which is in good agreement with the previous research. However, the state of the parasitic BJT plays a primary role in the SEB failure mechanism when the LET value is greater than 40 MeV∙cm/mg, which exhibits a completely different temperature dependence from that of 10 MeV∙cm/mg.
View Article and Find Full Text PDFAnalytical Study of Front-End Circuits Coupled to Silicon Photomultipliers for Timing Performance Estimation under the Influence of Parasitic Components.
Sensors (Basel)
August 2020
Department of Electrical and Information Engineering, Politecnico di Bari, via E. Orabona 4, I-70125 Bari, Italy.
Full exploitation of the intrinsic fast timing capabilities of analog silicon photomultipliers (SiPMs) requires suitable front-end electronics. Even a parasitic inductance of a few nH, associated to the interconnections between the SiPM and the preamplifier, can significantly degrade the steepness of the detector response, thus compromising the timing accuracy. In this work, we propose a simple analytic expression for the single-photon response of a SiPM coupled to the front-end electronics, as a function of the main parameters of the detector and the preamplifier, taking into account the parasitic inductance.
View Article and Find Full Text PDFIn-Pixel Temperature Sensors with an Accuracy of ±0.25 °C, a 3σ Variation of ±0.7 °C in the Spatial Domain and a 3σ Variation of ±1 °C in the Temporal Domain.
Micromachines (Basel)
July 2020
Electronic Instrumentation Lab., Microelectronics, EWI, Delft University of Technology, 2628 CD Delft, The Netherlands.
This article presents in-pixel (of a CMOS image sensor (CIS)) temperature sensors with improved accuracy in the spatial and the temporal domain. The goal of the temperature sensors is to be used to compensate for dark (current) fixed pattern noise (FPN) during the exposure of the CIS. The temperature sensors are based on substrate parasitic bipolar junction transistor (BJT) and on the nMOS source follower of the pixel.
View Article and Find Full Text PDFWant AI Summaries of new PubMed Abstracts delivered to your In-box?
Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!