In the field of embedded systems, energy efficiency is a critical requirement, particularly for battery-powered devices. RISC-V processors have gained popularity due to their flexibility and open-source nature, making them an attractive choice for embedded applications. However, not all RISC-V processors are equally energy-efficient, and evaluating their performance in specific use cases is essential. This paper presents RisCO2, an RISC-V implementation optimized for energy efficiency. It evaluates its performance compared to other RISC-V processors in terms of resource utilization and energy consumption in a signal processing application for nondispersive infrared (NDIR) CO sensors.The processors were implemented in the PULPino SoC and synthesized using Vivado IDE. RisCO2 is based on the RV32E_Zfinx instruction set and was designed from scratch by the authors specifically for low-power signal demodulation in CO NDIR sensors. The other processors are Ri5cy, Micro-riscy, and Zero-riscy, developed by the PULP team, and CV32E40P (derived from Ri5cy) from the OpenHW Group, all of them widely used in the RISC-V community. Our experiments showed that RisCO2 had the lowest energy consumption among the five processors, with a 53.5% reduction in energy consumption compared to CV32E40P and a 94.8% reduction compared to Micro-riscy. Additionally, RisCO2 had the lowest FPGA resource utilization compared to the best-performing processors, CV32E40P and Ri5cy, with a 46.1% and a 59% reduction in LUTs, respectively. Our findings suggest that RisCO2 is a highly energy-efficient RISC-V processor for NDIR CO sensors that require signal demodulation to enhance the accuracy of the measurements. The results also highlight the importance of evaluating processors in specific use cases to identify the most energy-efficient option. This paper provides valuable insights for designers of energy-efficient embedded systems using RISC-V processors.
Download full-text PDF |
Source |
|---|---|
| http://www.ncbi.nlm.nih.gov/pmc/articles/PMC10385369 | PMC |
| http://dx.doi.org/10.3390/mi14071371 | DOI Listing |
Publication Analysis
Top Keywords
Similar Publications
Article Synopsis
- Recent advancements in head-mounted wearable technology have improved biopotential measurement but face challenges in design, comfort, reliability, and data privacy.
- The paper introduces GAPSES, a smart glasses platform featuring custom dry soft electrodes and a lightweight design (40g) for comfortable and secure EEG and EOG signal acquisition.
- GAPSES demonstrates high performance in various applications, achieving over 98% accuracy in biometric recognition and impressive energy efficiency, making it a promising tool for EEG-based tasks.
Co-designing ab initio electronic structure methods on a RISC-V vector architecture.
Open Res Eur
November 2024
Barcelona Supercomputing Center (BSC), Plaça Eusebi Güell, 1-3, Barcelona, 08034, Spain.
electronic structure applications are among the most widely used in High-Performance Computing (HPC), and the eigenvalue problem is often their main computational bottleneck. This article presents our initial efforts in porting these codes to a RISC-V prototype platform leveraging a wide Vector Processing Unit (VPU). Our software tester is based on a mini-app extracted from the ELPA eigensolver library.
View Article and Find Full Text PDFGCOC: A Genome Classifier-On-Chip based on Similarity Search Content Addressable Memory.
IEEE Trans Biomed Circuits Syst
August 2024
GCOC is a genome classification system-on-chip (SoC) that classifies genomes by k-mer matching, an approach that divides a DNA query sequence into a set of short DNA fragments of size k, which are searched in a reference genome database, with the underlying assumption that sequenced DNA reads of the same organism (or its close variants) share most of such k-mers. At the core of GCOC is a similarity, or approximate search-capable Content Addressable Memory (SAS-CAM), which in addition to exact match, also supports approximate, or Hamming distance tolerant search. Classification operation is controlled by an embedded RISC-V processor.
View Article and Find Full Text PDFA Programmable Crypto-Processor for National Institute of Standards and Technology Post-Quantum Cryptography Standardization Based on the RISC-V Architecture.
Sensors (Basel)
November 2023
Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul 04763, Republic of Korea.
The advancement of quantum computing threatens the security of conventional public-key cryptosystems. Post-quantum cryptography (PQC) was introduced to ensure data confidentiality in communication channels, and various algorithms are being developed. The National Institute of Standards and Technology (NIST) has initiated PQC standardization, and the selected algorithms for standardization and round 4 candidates were announced in 2022.
View Article and Find Full Text PDFInstruction-Level Power Side-Channel Leakage Evaluation of Soft-Core CPUs on Shared FPGAs.
J Hardw Syst Secur
October 2023
School of Computer and Communication Sciences, EPFL, Route Cantonale, Lausanne, 1015 Vaud Switzerland.
Side-channel disassembly attacks recover CPU instructions from power or electromagnetic side-channel traces measured during code execution. These attacks typically rely on physical access, proximity to the victim device, and high sampling rate measuring instruments. In this work, however, we analyze the CPU instruction-level power side-channel leakage in an environment that lacks physical access or expensive measuring equipment.
View Article and Find Full Text PDFWant AI Summaries of new PubMed Abstracts delivered to your In-box?
Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!