This paper presents a fully integrated RF energy harvester (EH) with 30% end-to-end power harvesting efficiency (PHE) and supports high output voltage operation, up to 9.3V, with a 1.07 GHz input and under the electrode model for neural applications. The EH is composed of a novel 10-stage self-biased gate (SBG) rectifier with an on-chip matching network. The SBG topology elevates the gate-bias of transistors in a non-linear manner to enable higher conductivity. The design also achieves >20% PHE range of 12-dB. The design was fabricated in 65 nm CMOS technology and occupies an area of 0.0732-mm with on-chip matching network. In addition to standalone EH characterization measurement results, animal tissue stimulation test was performed to evaluate its performance in a realistic neural implant application.

Download full-text PDF

Source
http://www.ncbi.nlm.nih.gov/pmc/articles/PMC9718487PMC
http://dx.doi.org/10.1109/jssc.2022.3180633DOI Listing

Publication Analysis

Top Keywords

fully integrated
8
self-biased gate
8
on-chip matching
8
matching network
8
30% efficient
4
efficient high-output
4
high-output voltage
4
voltage fully
4
integrated self-biased
4
gate rectifier
4

Similar Publications

Want AI Summaries of new PubMed Abstracts delivered to your In-box?

Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!