Electronic devices based on two-dimensional semiconductors suffer from limited electrical stability because charge carriers originating from the semiconductors interact with defects in the surrounding insulators. In field-effect transistors, the resulting trapped charges can lead to large hysteresis and device drifts, particularly when common amorphous gate oxides (such as silicon or hafnium dioxide) are used, hindering stable circuit operation. Here, we show that device stability in graphene-based field-effect transistors with amorphous gate oxides can be improved by Fermi-level tuning. We deliberately tune the Fermi level of the channel to maximize the energy distance between the charge carriers in the channel and the defect bands in the amorphous aluminium gate oxide. Charge trapping is highly sensitive to the energetic alignment of the Fermi level of the channel with the defect band in the insulator, and thus, our approach minimizes the amount of electrically active border traps without the need to reduce the total number of traps in the insulator.

Download full-text PDF

Source
http://www.ncbi.nlm.nih.gov/pmc/articles/PMC9236902PMC
http://dx.doi.org/10.1038/s41928-022-00768-0DOI Listing

Publication Analysis

Top Keywords

amorphous gate
12
gate oxides
12
transistors amorphous
8
fermi-level tuning
8
charge carriers
8
field-effect transistors
8
fermi level
8
level channel
8
channel defect
8
improving stability
4

Similar Publications

Want AI Summaries of new PubMed Abstracts delivered to your In-box?

Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!