To meet the urgent market demand for small package size and high reliability performance for automotive CMOS image sensor (CIS) application, wafer level chip scale packaging (WLCSP) technology using through silicon vias (TSV) needs to be developed to replace current chip on board (COB) packages. In this paper, a WLCSP with the size of 5.82 mm × 5.22 mm and thickness of 850 μm was developed for the backside illumination (BSI) CIS chip using a 65 nm node with a size of 5.8 mm × 5.2 mm. The packaged product has 1392 × 976 pixels and a resolution of up to 60 frames per second with more than 120 dB dynamic range. The structure of the 3D package was designed and the key fabrication processes on a 12" inch wafer were investigated. More than 98% yield and excellent optical performance of the CIS package was achieved after process optimization. The final packages were qualified by AEC-Q100 Grade 2.
Download full-text PDF |
Source |
|---|---|
| http://www.ncbi.nlm.nih.gov/pmc/articles/PMC7435453 | PMC |
| http://dx.doi.org/10.3390/s20154077 | DOI Listing |
Publication Analysis
Top Keywords
Similar Publications
Epithelial tissues in vitro undergo dynamic changes while differentiating heterogeneously on the culture substrate. This gives rise to diverse cellular arrangements which are undistinguished by conventional analysis approaches, such as transepithelial electrical resistance measurement or permeability assays. In this context, solid substrate-based systems with integrated electrodes and electrochemical impedance monitoring capability can address the limited spatiotemporal resolution of traditional porous membrane-based methods.
View Article and Find Full Text PDFThe Design of a Low-Noise CMOS Image Sensor Using a Hybrid Single-Slope Analog-to-Digital Converter.
Sensors (Basel)
December 2024
Department of System Semiconductor, Dongguk University, Seoul 04620, Republic of Korea.
In this study, we describe a low-noise complementary metal-oxide semiconductor (CMOS) image sensor (CIS) with a 10/11-bit hybrid single-slope analog-to-digital converter (SS-ADC). The proposed hybrid SS-ADC provides a resolution of 11 bits in low-light and 10 bits in high-light. To this end, in the low-light section, the digital-correlated double sampling method using a double data rate structure was used to obtain a noise performance similar to that of the 11-bit SS-ADC under low-light conditions, while maintaining linear in-out characteristics.
View Article and Find Full Text PDFSpectral convolutional neural network chip for in-sensor edge computing of incoherent natural light.
Nat Commun
January 2025
Department of Electronic Engineering, Tsinghua University, Beijing, China.
Optical neural networks are considered next-generation physical implementations of artificial neural networks, but their capabilities are limited by on-chip integration scale and requirement for coherent light sources. This study proposes a spectral convolutional neural network (SCNN) with matter meta-imaging. The optical convolutional layer is implemented by integrating very large-scale and pixel-aligned spectral filters on CMOS image sensor.
View Article and Find Full Text PDFBiologically inspired microlens array camera for high-speed and high-sensitivity imaging.
Sci Adv
January 2025
Department of Bio and Brain engineering, Korea Advanced Institute of Science and Technology (KAIST), 291 Daehak-ro, Yuseong-gu, Daejeon 34141, Republic of Korea.
Nocturnal and crepuscular fast-eyed insects often exploit multiple optical channels and temporal summation for fast and low-light imaging. Here, we report high-speed and high-sensitive microlens array camera (HS-MAC), inspired by multiple optical channels and temporal summation for insect vision. HS-MAC features cross-talk-free offset microlens arrays on a single rolling shutter CMOS image sensor and performs high-speed and high-sensitivity imaging by using channel fragmentation, temporal summation, and compressive frame reconstruction.
View Article and Find Full Text PDFComparison of radiographic imaging quality/accuracy using photostimulable phosphor plates and metal oxide semiconductor receptors.
J Dent Educ
December 2024
Instituto de Odontoestomatología, Escuela de Odontología, Facultad de Medicina, Universidad Austral de Chile, Valdivia, Chile.
Aim: To compare thequality and accuracy of radiographic images obtained by dentistry students from a Chilean university using photostimulable phosphor plates (PSP) and complementary metal oxide semiconductor (CMOS) receptors.
Materials And Methods: An experimental study was carried out in which 31 dental students used PSP and CMOS receptors to acquire radiographic images with the aid of a phantom. The time required to generate a radiograph was recorded.
Want AI Summaries of new PubMed Abstracts delivered to your In-box?
Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!