This paper presents a study on the optimization of the tracking system designed for patients with Parkinson's disease tested at a day hospital center. The work performed significantly improves the efficiency of the computer vision based system in terms of energy consumption and hardware requirements. More specifically, it optimizes the performances of the background subtraction by segmenting every frame previously characterized by a Gaussian mixture model (GMM). This module is the most demanding part in terms of computation resources, and therefore, this paper proposes a method for its implementation by means of a low-cost development board based on Zynq XC7Z020 SoC (system on chip). The platform used is the ZedBoard, which combines an ARM Processor unit and a FPGA. It achieves real-time performance and low power consumption while performing the target request accurately. The results and achievements of this study, validated in real medical settings, are discussed and analyzed within.
Download full-text PDF |
Source |
|---|---|
| http://www.ncbi.nlm.nih.gov/pmc/articles/PMC7309050 | PMC |
| http://dx.doi.org/10.3390/s20113189 | DOI Listing |
Publication Analysis
Top Keywords
Similar Publications
Field-Programmable Gate Array (FPGA)-Based Lock-In Amplifier System with Signal Enhancement: A Comprehensive Review on the Design for Advanced Measurement Applications.
Sensors (Basel)
January 2025
Facultad de Ingeniería, Universidad Autónoma de Baja California, Mexicali 21280, Mexico.
Lock-in amplifiers (LIAs) are critical tools in precision measurement, particularly for applications involving weak signals obscured by noise. Advances in signal processing algorithms and hardware synthesis have enabled accurate signal extraction, even in extremely noisy environments, making LIAs indispensable in sensor applications for healthcare, industry, and other services. For instance, the electrical impedance measurement of the human body, organs, tissues, and cells, known as bioelectrical impedance, is commonly used in biomedical and healthcare applications because it is non-invasive and relatively inexpensive.
View Article and Find Full Text PDFSparse Convolution FPGA Accelerator Based on Multi-Bank Hash Selection.
Micromachines (Basel)
December 2024
Institute of Information Science, Beijing Jiaotong University, Beijing 100044, China.
Reconfigurable processor-based acceleration of deep convolutional neural network (DCNN) algorithms has emerged as a widely adopted technique, with particular attention on sparse neural network acceleration as an active research area. However, many computing devices that claim high computational power still struggle to execute neural network algorithms with optimal efficiency, low latency, and minimal power consumption. Consequently, there remains significant potential for further exploration into improving the efficiency, latency, and power consumption of neural network accelerators across diverse computational scenarios.
View Article and Find Full Text PDFRing Oscillators with Additional Phase Detectors as a Random Source in a Random Number Generator.
Entropy (Basel)
December 2024
Faculty of Computing and Telecommunications, Poznań University of Technology, 60-965 Poznań, Poland.
In this paper, we propose a method to enhance the performance of a random number generator (RNG) that exploits ring oscillators (ROs). Our approach employs additional phase detectors to extract more entropy; thus, RNG uses fewer resources to produce bit sequences that pass all statistical tests proposed by National Institute of Standards and Technology (NIST). Generating a specified number of bits is on-demand, eliminating the need for continuous RNG operation.
View Article and Find Full Text PDFFPGA acceleration of tensor network computing for quantum spin models.
Rev Sci Instrum
January 2025
Key Laboratory of Polar Materials and Devices (MOE), School of Physics and Electronic Science, East China Normal University, Shanghai 200241, China.
Increasing the degree of freedom for quantum entanglement within tensor networks can enhance the depiction of the essence in many-body systems. However, this enhancement comes with a significant increase in computational complexity and critical slowing down, which drastically increases time consumption. This work converts a quantum tensor network algorithm into a classical circuit on the Field Programmable Gate Arrays (FPGAs) and arranges the computing unit with a dense parallel design, efficiently optimizing the time consumption.
View Article and Find Full Text PDFResearch on high-performance, real-time periodic signal detection method based on field-programmable gate arrays (FPGAs).
Rev Sci Instrum
January 2025
State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei 230026, China.
Long-Time Coherent Integration (LTCI) utilizes digital integration to combine multiple coherent cycles, thereby improving the signal-to-noise ratio (SNR). Our previous work introduced single-bit LTCI, an approach optimized for FPGA implementation, but faced challenges of output saturation at high SNR levels and inherent limitations in SNR gain (SNRG), which are insufficient for certain applications. This paper presents a threshold tracking method that improves the performance of single-bit LTCI in high-SNR scenarios.
View Article and Find Full Text PDFWant AI Summaries of new PubMed Abstracts delivered to your In-box?
Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!