In this work, we demonstrate a stimulated emission-controlled photonic transistor on a single organic triblock nanowire composed of alternate energy donor and acceptor. The population of acceptor excitons was engineered by energy transfer to achieve enhanced fluorescence, which was further amplified by the stimulated emission of the donor and the optical feedback in the nanowire microcavities, yielding a remarkable nonlinear amplification of the acceptor emission. On this basis, a prototype of photonic transistor with high nonlinear gain at very low pump energy was achieved. The results will provide a useful enlightenment for the rational design of novel all-optical switches with desired performances.
Download full-text PDF |
Source |
---|---|
http://dx.doi.org/10.1021/jacs.8b04699 | DOI Listing |
Acc Chem Res
December 2024
Tarpo Department of Chemistry, Purdue University, West Lafayette, Indiana 47907, United States.
ConspectusOrganic mixed ionic electronic conductors (OMIECs) represent an exciting and emerging class of materials that have recently revitalized the field of organic semiconductors. OMIECs are particularly attractive because they allow both ionic and electronic transport while retaining the inherent benefits of organic semiconducting materials such as mechanical conformability and biocompatibility. These combined properties make the OMIECs ideal for applications in bioelectronics, energy storage, neuromorphic computing, and electrochemical transistors for sensing.
View Article and Find Full Text PDFACS Appl Mater Interfaces
December 2024
Department of Materials Science and Engineering, National Cheng Kung University, Tainan 70101, Taiwan.
Components needed in Artificial Intelligence with a higher information capacity are critically needed and have garnered significant attention at the forefront of information technology. This study utilizes solution-processed zinc-tin oxide (ZTO) thin-film phototransistors and modulates the values of , which allows for the regulation of electron trapping/detrapping at the ZTO/SiO interface. By coupling the excited photonic carrier and electronic trapping, logic gates such as "AND," "OR," "NAND," and "NOR" can be achieved.
View Article and Find Full Text PDFNanoscale
December 2024
Department of Chemistry, Virginia Commonwealth University, Richmond, Virginia 23284-2006, USA.
SiGe alloy nanocrystals (NCs) are a class of benign semiconductors that show size and composition-tunable energy gaps and promising optical properties because of the lattice disorder. The random distribution of elements within the alloys can lead to efficient light-matter interactions, making them attractive for Si-compatible optoelectronic devices, transistors, charge storage, and memory applications. However, the fabrication of discrete, quantum-confined alloys has proved a challenging task.
View Article and Find Full Text PDFSensors (Basel)
November 2024
Institute of Electrodynamics, Microwave and Circuit Engineering, TU Wien, Gusshausstrasse 25/E354-02, A-1040 Wien, Austria.
It is shown that the integration of a single-photon avalanche diode (SPAD) together with a BiCMOS gating circuit on one chip reduces the parasitic capacitance a lot and therefore reduces the avalanche build-up time. The capacitance of two bondpads, which are necessary for the connection of an SPAD chip and a gating chip, are eliminated by the integration. The gating voltage transients of the SPAD are measured using an integrated mini-pad and a picoprobe.
View Article and Find Full Text PDFSensors (Basel)
November 2024
School of Electrical Engineering, Chungbuk National University, Cheongju 28644, Republic of Korea.
This paper introduces a novel TRNG architecture that employs a wave converter to generate random outputs from the jitter noise in a customized ring oscillator (RO). Using a current-starved inverter, the proposed RO offers the option of operating three different oscillation frequencies from a single oscillator. To assess its performance, the core TRNG proposed in this work was designed with multiple samples, employing various transistor sizes for 28 nm CMOS processes.
View Article and Find Full Text PDFEnter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!