Defects and Charge-Trapping Mechanisms of Double-Active-Layer In-Zn-O and Al-Sn-Zn-In-O Thin-Film Transistors.

ACS Appl Mater Interfaces

Department of Applied Physics, Korea University, 2511 Sejongro, Sejong 339-700, Republic of Korea.

Published: March 2017

Active matrix organic light-emitting diodes (AMOLEDs) are considered to be a core component of next-generation display technology, which can be used for wearable and flexible devices. Reliable thin-film transistors (TFTs) with high mobility are required to drive AMOLEDs. Recently, amorphous oxide TFTs, due to their high mobility, have been considered as excellent substitutes for driving AMOLEDs. However, the device instabilities of high-mobility oxide TFTs have remained a key issue to be used in production. In this paper, we present the charge-trapping and device instability mechanisms of high-mobility oxide TFTs with double active layers, using In-Zn-O (IZO) and Al-doped Sn-Zn-In-O (ATZIO) with various interfacial IZO thicknesses (0-6 nm). To this end, we employed microsecond fast current-voltage (I-V), single-pulsed I-V, transient current, and discharge current analysis. These alternating-current device characterization methodologies enable the extraction of various trap parameters and defect densities as well as the understanding of dynamic charge transport in double-active-layer TFTs. The results show that the number of defect sites decreases with an increase in the interfacial IZO thickness. From these results, we conclude that the interfacial IZO layer plays a crucial role in minimizing charge trapping in ATZIO TFTs.

Download full-text PDF

Source
http://dx.doi.org/10.1021/acsami.7b01533DOI Listing

Publication Analysis

Top Keywords

oxide tfts
12
interfacial izo
12
thin-film transistors
8
tfts high
8
high mobility
8
high-mobility oxide
8
tfts
6
defects charge-trapping
4
charge-trapping mechanisms
4
mechanisms double-active-layer
4

Similar Publications

Machine Learning Strategy for Optimizing Multiple Electrical Characteristics in Dual-Layer Oxide Thin Film Transistors.

ACS Appl Mater Interfaces

December 2024

Department of Applied Bioengineering, Graduate School of Convergence Science and Technology, Seoul National University, 1, Gwanak-ro, Gwanak-gu, Seoul 08826, Republic of Korea.

A machine learning (ML) strategy is suggested to optimize dual-layer oxide thin film transistor (TFTs) performance. In this study, Bayesian optimization (BO), an algorithm recognized for its efficiency in optimizing material design, is applied to guide the design of a channel layer composed of IZO and IGZO. The sputtering fabrication process, which has attracted attention as an oxide semiconductor channel layer deposition method, is fine-tuned using ML to enhance multiple electrical characteristics of transistors: field-effect mobility, threshold voltage, and subthreshold swing.

View Article and Find Full Text PDF

Brain-computer interfaces (BCIs) are evolving toward higher electrode count and fully implantable solutions, which require extremely low power densities (<15mW cm). To achieve this target, and allow for a large and scalable number of channels, flexible electronics can be used as a multiplexing interface. This work introduces an active analog front-end fabricated with amorphous Indium-Gallium-Zinx-Oxide (a-IGZO) Thin-Film Transistors (TFTs) on foil capable of active matrix multiplexing.

View Article and Find Full Text PDF
Article Synopsis
  • This paper introduces a low power emission pulse generation circuit using n-type amorphous In-Ga-Zn-Oxide (a-IGZO) thin-film transistors (TFTs) designed to minimize power usage.
  • The circuit employs an optimized inverter design consisting of 12 TFTs and 2 capacitors, effectively preventing shoot-through current paths.
  • Simulations on a 6.1-inch UHD display show the circuit achieving power consumption as low as 0.568 mW, maintaining efficiency across varying pulse widths.
View Article and Find Full Text PDF

In this study, the first noncontact and non-destructive methodology is developed for monitoring and imaging the operation and performance of thin-film field-effect transistors (TFTs) using second-harmonic generation (SHG) imaging. By analyzing the SHG signal intensity, which is directly related to the electric field at the interface between the semiconductor channel and gate insulator, critical electrical parameters such as the threshold voltage (V) and flat-band voltage (V) are successfully determined. These findings demonstrate a strong correlation between SHG signals and V and V in InGaZnO TFTs under various process conditions.

View Article and Find Full Text PDF
Article Synopsis
  • The study focuses on understanding low-frequency noise (LFN) in metal oxide semiconductor thin-film transistors (TFTs), particularly in the context of bias stress conditions that can affect their reliability.
  • It examines the impact of hot carrier stress (HCS) on zinc tin oxide (ZTO) TFTs by analyzing how LFN changes due to damage caused during HCS and measuring the power spectral density at different transistor sides.
  • The findings reveal that HCS generates needle defects, alters LFN characteristics, and leads to a self-recovery behavior in ZTO TFTs, providing important insights into their performance under stress conditions.
View Article and Find Full Text PDF

Want AI Summaries of new PubMed Abstracts delivered to your In-box?

Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!