Orientation-Based Control of Microfluidics.

PLoS One

Department of Bioengineering, University of California, Riverside, Riverside, CA, United States of America.

Published: July 2016

Most microfluidic chips utilize off-chip hardware (syringe pumps, computer-controlled solenoid valves, pressure regulators, etc.) to control fluid flow on-chip. This expensive, bulky, and power-consuming hardware severely limits the utility of microfluidic instruments in resource-limited or point-of-care contexts, where the cost, size, and power consumption of the instrument must be limited. In this work, we present a technique for on-chip fluid control that requires no off-chip hardware. We accomplish this by using inert compounds to change the density of one fluid in the chip. If one fluid is made 2% more dense than a second fluid, when the fluids flow together under laminar flow the interface between the fluids quickly reorients to be orthogonal to Earth's gravitational force. If the channel containing the fluids then splits into two channels, the amount of each fluid flowing into each channel is precisely determined by the angle of the channels relative to gravity. Thus, any fluid can be routed in any direction and mixed in any desired ratio on-chip simply by holding the chip at a certain angle. This approach allows for sophisticated control of on-chip fluids with no off-chip control hardware, significantly reducing the cost of microfluidic instruments in point-of-care or resource-limited settings.

Download full-text PDF

Source
http://www.ncbi.nlm.nih.gov/pmc/articles/PMC4780784PMC
http://journals.plos.org/plosone/article?id=10.1371/journal.pone.0149259PLOS

Publication Analysis

Top Keywords

off-chip hardware
8
microfluidic instruments
8
fluid
7
orientation-based control
4
control microfluidics
4
microfluidics microfluidic
4
microfluidic chips
4
chips utilize
4
utilize off-chip
4
hardware
4

Similar Publications

Charge-trap synaptic device with polycrystalline silicon channel for low power in-memory computing.

Sci Rep

November 2024

Division of Electronic and Semiconductor Engineering, Ewha Womans University, Seoul, 03760, Republic of Korea.

Processing-in-memory (PIM) is gaining tremendous research and commercial interest because of its potential to replace the von Neumann bottleneck in current computing architectures. In this study, we implemented a PIM hardware architecture (circuit) based on the charge-trap flash (CTF) as a synaptic device. The PIM circuit with a CT memory performed exceedingly well by reducing the inference energy in the synapse array.

View Article and Find Full Text PDF

The backpropagation algorithm implemented on spiking neuromorphic hardware.

Nat Commun

November 2024

Information Sciences (CCS-3), Los Alamos National Laboratory, Los Alamos, NM, 87545, USA.

The capabilities of natural neural systems have inspired both new generations of machine learning algorithms as well as neuromorphic, very large-scale integrated circuits capable of fast, low-power information processing. However, it has been argued that most modern machine learning algorithms are not neurophysiologically plausible. In particular, the workhorse of modern deep learning, the backpropagation algorithm, has proven difficult to translate to neuromorphic hardware.

View Article and Find Full Text PDF

Nonvolatile memristors offer a salient platform for artificial neural network (ANN), yet the integration of different function and algorithm blocks into one hardware system remains challenging. Here we demonstrate the brain-like synaptic (SOT-S) and neuronal (SOT-N) functions in the BiTe/CrTe heterostructure-based spin-orbit torque (SOT) device. The SOT-S unit exhibits highly linear and symmetrical long-term potentiation/depression process, resulting in a fast-training of the MNIST data set with the classification accuracy above 90%.

View Article and Find Full Text PDF
Article Synopsis
  • - Memristors are promising for efficient multiply-accumulate (MAC) operations in analog in-memory computing (AiMC), but variations can impact accuracy, typically addressed with error-prone on-chip training that can wear out memristors.
  • - This study introduces a hardware-software codesign using magnetic tunnel junctions (MTJs) that allows off-chip calibration, maintaining software accuracy without the drawbacks of on-chip training while demonstrating low variations across mass-produced devices.
  • - The proposed off-chip training method adjusts deep neural network parameters for accurate AiMC inference, showing improved performance in MAC operations and achieving results comparable to software baselines, demonstrating MTJs' potential for AI applications.
View Article and Find Full Text PDF

Hybrid Precision Floating-Point (HPFP) Selection to Optimize Hardware-Constrained Accelerator for CNN Training.

Sensors (Basel)

March 2024

Department of Electronics, College of Electrical and Computer Engineering, Chungbuk National University, Cheongju 28644, Republic of Korea.

The rapid advancement in AI requires efficient accelerators for training on edge devices, which often face challenges related to the high hardware costs of floating-point arithmetic operations. To tackle these problems, efficient floating-point formats inspired by block floating-point (BFP), such as Microsoft Floating Point (MSFP) and FlexBlock (FB), are emerging. However, they have limited dynamic range and precision for the smaller magnitude values within a block due to the shared exponent.

View Article and Find Full Text PDF

Want AI Summaries of new PubMed Abstracts delivered to your In-box?

Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!