In this study, various silicon dielectric films, namely, a-SiOx:H, a-SiNx:H, and a-SiOxNy:H, grown by plasma enhanced chemical vapor deposition (PECVD) were evaluated for use as interlayers (ILs) between crystalline silicon and glass. Chemical bonding analysis using Fourier transform infrared spectroscopy showed that high values of oxidant gases (CO2 and/or N2), added to SiH4 during PECVD, reduced the Si-H and N-H bond density in the silicon dielectrics. Various three layer stacks combining the silicon dielectric materials were designed to minimize optical losses between silicon and glass in rear side contacted heterojunction pn test cells. The PECVD grown silicon dielectrics retained their functionality despite being subjected to harsh subsequent processing such as crystallization of the silicon at 1414 °C or above. High values of short circuit current density (Jsc; without additional hydrogen passivation) required a high density of Si-H bonds and for the nitrogen containing films, additionally, a high N-H bond density. Concurrently high values of both Jsc and open circuit voltage Voc were only observed when [Si-H] was equal to or exceeded [N-H]. Generally, Voc correlated with a high density of [Si-H] bonds in the silicon dielectric; otherwise, additional hydrogen passivation using an active plasma process was required. The highest Voc ∼ 560 mV, for a silicon acceptor concentration of about 10(16) cm(-3), was observed for stacks where an a-SiOxNy:H film was adjacent to the silicon. Regardless of the cell absorber thickness, field effect passivation of the buried silicon surface by the silicon dielectric was mandatory for efficient collection of carriers generated from short wavelength light (in the vicinity of the glass-Si interface). However, additional hydrogen passivation was obligatory for an increased diffusion length of the photogenerated carriers and thus Jsc in solar cells with thicker absorbers.
Download full-text PDF |
Source |
---|---|
http://dx.doi.org/10.1021/acsami.5b05318 | DOI Listing |
Adv Mater
January 2025
School of Electronic and Computer Engineering, Peking University, Shenzhen, 518055, China.
The increasing demand for mobile artificial intelligence applications has elevated edge computing to a prominent research area. Silicon materials, renowned for their excellent electrical properties, are extensively utilized in traditional electronic devices. However, the development of silicon materials for flexible neuromorphic computing devices encounters great challenges.
View Article and Find Full Text PDFSci Rep
January 2025
MOE Key Laboratory of Laser Life Science, Institute of Laser Life Science, College of Biophotonics, South China Normal University, Guangzhou, 510631, China.
We integrate monolayer TMDCs into silicon-on-insulation (SOI) waveguides and dielectric-loaded surface plasmon polariton (DLSPP) waveguides to enhance nonlinear parameters (γ) of silicon-based waveguides. By optimizing the waveguide geometry, we have achieved significantly improved γ. In MoSe-on-SOI and MoSe-in-DLSPP waveguide with optimized geometry, the maximum γ at the excitonic resonant peak (λ) is 5001.
View Article and Find Full Text PDFNat Commun
January 2025
State Key Laboratory of Silicon and Advanced Semiconductor Materials, School of Materials Science and Engineering, Zhejiang University, Hangzhou, 310027, China.
The composition in ferroelectric oxide films is decisive for optimizing properties and device performances. Controlling a composition distribution in these films by a facile approach is thus highly desired. In this work, we report a solution epitaxy of PbZrTiO films with a continuous gradient of Zr concentration, realized by a competitive growth at ~220 °C.
View Article and Find Full Text PDFNat Commun
December 2024
Department of Materials Science and NanoEngineering and the Rice Advanced Materials Institute, Rice University, Houston, TX, 77005, USA.
As the feature size of microelectronic circuits is scaling down to nanometer order, the increasing interconnect crosstalk, resistance-capacitance (RC) delay and power consumption can limit the chip performance and reliability. To address these challenges, new low-k dielectric (k < 2) materials need to be developed to replace current silicon dioxide (k = 3.9) or SiCOH, etc.
View Article and Find Full Text PDFNat Commun
December 2024
Engineering Science and Mechanics, Penn State University, University Park, PA, USA.
Incipient ferroelectricity bridges traditional dielectrics and true ferroelectrics, enabling advanced electronic and memory devices. Firstly, we report incipient ferroelectricity in freestanding SrTiO nanomembranes integrated with monolayer MoS to create multifunctional devices, demonstrating stable ferroelectric order at low temperatures for cryogenic memory devices. Our observation includes ultra-fast polarization switching (~10 ns), low switching voltage (<6 V), over 10 years of nonvolatile retention, 100,000 endurance cycles, and 32 conductance states (5-bit memory) in SrTiO-gated MoS transistors at 15 K and up to 100 K.
View Article and Find Full Text PDFEnter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!