The two-dimensional electron gas (2DEG) at the interface between insulating LaAlO3 and SrTiO3 is intriguing both as a fundamental science topic and for possible applications in electronics or sensors. For example, because the electrical conductance of the 2DEG at the LaAlO3/SrTiO3 interface can be tuned by applying an electric field, new electronic devices utilizing the 2DEG at the LaAlO3/SrTiO3 interface could be possible. For the implementation of field-effect devices utilizing the 2DEG, determining the on/off switching voltage for the devices and ensuring their stability are essential. However, the factors influencing the threshold voltage have not been extensively investigated. Here, we report the voltage-induced shift of the threshold voltage of Pt/LaAlO3/SrTiO3 heterostructures. A large negative voltage induces an irreversible positive shift in the threshold voltage. In fact, after the application of such a large negative voltage, the original threshold voltage cannot be recovered even by application of a large positive electric field. This irreversibility is attributed to the generation of deep traps near the LaAlO3/SrTiO3 interface under the negative voltage. This finding could contribute to the implementation of nanoelectronic devices using the 2DEG at the LaAlO3/SrTiO3 interface.
Download full-text PDF |
Source |
|---|---|
| http://www.ncbi.nlm.nih.gov/pmc/articles/PMC4306114 | PMC |
| http://dx.doi.org/10.1038/srep08023 | DOI Listing |
Publication Analysis
Top Keywords
Similar Publications
The SPICE Modeling of a Radiation Sensor Based on a MOSFET with a Dielectric HfO/SiO Double-Layer.
Sensors (Basel)
January 2025
Faculty of Arts and Sciences, Bolu Abant Izzet Baysal University, 14280 Bolu, Turkey.
We report on a procedure for extracting the SPICE model parameters of a RADFET sensor with a dielectric HfO/SiO double-layer. RADFETs, traditionally fabricated as PMOS transistors with SiO, are enhanced by incorporating high-k dielectric materials such as HfO to reduce oxide thickness in modern radiation sensors. The fabrication steps of the sensor are outlined, and model parameters, including the threshold voltage and transconductance, are extracted based on experimental data.
View Article and Find Full Text PDFA Carbon Nanotube Transistor Based on Buried-Gate Structure.
Materials (Basel)
January 2025
School of Microelectronics and Artificial Intelligence, Kaili University, Kaili 556011, China.
From the discovery of carbon nanotubes to the ability to prepare high-purity semiconductor carbon nanotubes in large quantities, the large-scale fabrication of carbon nanotube transistors (CNT) will become possible. In this paper, a carbon nanotube transistor featuring a buried-gate structure, employing an etching process to optimize the surface flatness of the device and enhance its performance, is presented. This CNT thin-film transistor has a current switching ratio of 10, a threshold voltage of around 1 V, and a mobility that can reach 6.
View Article and Find Full Text PDFDesign and Study of a Novel P-Type Junctionless FET for High Performance of CMOS Inverter.
Micromachines (Basel)
January 2025
State Key Discipline Laboratory of Wide Bandgap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an 710071, China.
In this paper, a novel p-type junctionless field effect transistor (PJLFET) based on a partially depleted silicon-on-insulator (PD-SOI) is proposed and investigated. The novel PJLFET integrates a buried N+-doped layer under the channel to enable the device to be turned off, leading to a special work mechanism and optimized performance. Simulation results show that the proposed PJLFET demonstrates an I/I ratio of more than seven orders of magnitude, with I reaching up to 2.
View Article and Find Full Text PDFSimulation of Normally-Off Vertical GaN MOSFET with a Novel Enhanced Sidewall Channel by Selective Area Growth.
Micromachines (Basel)
January 2025
School of Automation and Electrical Engineering, Shenyang Ligong University, Shenyang 110159, China.
In the present study, a novel normally-off vertical GaN MOSFET with an enhanced AlGaN/GaN channel on the sidewall has been proposed using the technology computer-aided design (TCAD) simulation. By using the selective area growth process, the trench structure and the enhanced sidewall channel are formed simultaneously, which is beneficial to enhance the conduction capability compared with the conventional trenched MOSFET. It demonstrates that a proper hole concentration and thickness of the p-GaN layer are key parameters to balance the threshold voltage, on-state resistance, and off-state breakdown voltage, resulting in the highest Baliga's figure of merit value.
View Article and Find Full Text PDFShort-Circuit Performance Analysis of Commercial 1.7 kV SiC MOSFETs Under Varying Electrical Stress.
Micromachines (Basel)
January 2025
College of Electrical Engineering, Zhejiang University, Hangzhou 310027, China.
The short-circuit (SC) robustness of SiC MOSFETs is critical for high-power applications, yet 1.2 kV devices often struggle to meet the industry-standard SC withstand time (SCWT) under practical operating conditions. Despite growing interest in higher voltage classes, no prior study has systematically evaluated the SC performance of 1.
View Article and Find Full Text PDFWant AI Summaries of new PubMed Abstracts delivered to your In-box?
Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!