Silicon nanowires are patterned down to 30 nm using complementary metal-oxide-semiconductor (CMOS) compatible process. The electrical conductivities of n-/p-leg nanowires are extracted with the variation of width. Using this structure, Seebeck coefficients are measured. The obtained maximum Seebeck coefficient values are 122 μV/K for p-leg and -94 μV/K for n-leg. The maximum attainable power factor is 0.74 mW/m K(2) at room temperature.
Download full-text PDF |
Source |
|---|---|
| http://www.ncbi.nlm.nih.gov/pmc/articles/PMC2956042 | PMC |
| http://dx.doi.org/10.1007/s11671-010-9690-2 | DOI Listing |
Publication Analysis
Top Keywords
seebeck coefficient
8
silicon nanowires
8
cmos compatible
8
compatible process
8
characteristics seebeck
4
coefficient silicon
4
nanowires manufactured
4
manufactured cmos
4
process silicon
4
nanowires patterned
4
Similar Publications
Want AI Summaries of new PubMed Abstracts delivered to your In-box?
Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!