Degradation of CMOS NAND logic circuits resulting from dielectric degradation of a single pMOSFET using constant voltage stress has been examined by means of a switch matrix technique. As a result, the NAND gate rise time increases by greater than 65%, which may lead to timing errors in high frequency digital circuits. In addition, the NAND gate DC switching point voltage shifts by nearly 11% which may be of consequence for analog or mixed signal applications. Experimental results for the degraded pMOSFET reveal a decrease in drive current by approximately 43%. There is also an increase in threshold voltage by 23%, a decrease in source to drain conductance of 30%, and an increase in channel resistance of about 44%. A linear relationship between the degradation of the pMOSFET channel resistance and the increase in NAND gate rise time is demonstrated, thereby providing experimental evidence of the impact of a single degraded pMOSFET on NAND circuit performance.
Download full-text PDF |
Source |
|---|---|
| http://www.ncbi.nlm.nih.gov/pmc/articles/PMC2564826 | PMC |
| http://dx.doi.org/10.1016/j.microrel.2007.09.002 | DOI Listing |
Publication Analysis
Top Keywords
Similar Publications
Origin of the Temperature Dependence of Gate-Induced Drain Leakage-Assisted Erase in Three-Dimensional nand Flash Memories.
Micromachines (Basel)
December 2024
Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, 20133 Milan, Italy.
Through detailed experimental and modeling activities, this paper investigates the origin of the temperature dependence of the Erase operation in 3D nand flash arrays. First of all, experimental data collected down to the cryogenic regime on both charge-trap and floating-gate arrays are provided to demonstrate that the reduction in temperature makes cells harder to Erase irrespective of the nature of their storage layer. This evidence is then attributed to the weakening, with the decrease in temperature, of the gate-induced drain leakage (GIDL) current exploited to set the electrostatic potential of the body of the nand strings during Erase.
View Article and Find Full Text PDFInterfacial Electronic Charge Trapping and Photonic Carrier Excitation Coupling in Solution-Processed Zinc-Tin Oxide Thin-Film Transistors Applied for Logic Gate Design and Quantized Neural Network.
ACS Appl Mater Interfaces
January 2025
Department of Materials Science and Engineering, National Cheng Kung University, Tainan 70101, Taiwan.
Components needed in Artificial Intelligence with a higher information capacity are critically needed and have garnered significant attention at the forefront of information technology. This study utilizes solution-processed zinc-tin oxide (ZTO) thin-film phototransistors and modulates the values of , which allows for the regulation of electron trapping/detrapping at the ZTO/SiO interface. By coupling the excited photonic carrier and electronic trapping, logic gates such as "AND," "OR," "NAND," and "NOR" can be achieved.
View Article and Find Full Text PDFElectron-Beam-Induced Negative Differential Transconductance Homojunction Device Based on van der Waals Materials for Functionally Complete Ternary Computing.
ACS Nano
December 2024
Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon 16419, Korea.
Negative differential transconductance (NDT) devices have emerged as promising candidates for multivalued logic computing, and particularly for ternary logic systems. To enable computation of any ternary operation, it is essential to have a functionally complete set of ternary logic gates, which remains unrealized with current NDT technologies, posing a critical limitation for higher-level circuit design. Additionally, NDT devices typically rely on heterojunctions, complicating fabrication and impacting reliability due to the introduction of additional materials and interfaces.
View Article and Find Full Text PDFReconfigurable van der Waals Junction Field Effect Transistor with Anchored Threshold and Enhanced Subthreshold Swing for Complementary Logic.
ACS Nano
December 2024
Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California 90089, United States.
The emergence of reconfigurable field effect transistors has introduced a more efficient method for realizing reconfigurable circuits, significantly lowering hardware overhead and enhancing versatility. However, these devices often suffer from asymmetric transfer curves, impacting logic gate performance and reliability. This work investigates the use of the van der Waals junction field effect transistor (JFET) for reconfigurable circuit applications.
View Article and Find Full Text PDFHigh-Performance All-Inorganic Perovskite Tandem Photodetectors With BiTeO Layer Enabled by Enhanced Dual Pyro-Phototronic Effect for Triple-Encryption Imaging Sensing System with Programmable Logic Gate.
Adv Mater
December 2024
School of Materials Science and Engineering, Harbin Institute of Technology, Harbin, 150001, China.
As the focus on information security continues to intensify, encrypted imaging sensing technology becomes increasingly indispensable. However, the widespread application of encrypted imaging sensing technology is hindered by high manufacturing costs and complex system construction. Herein, an all-inorganic perovskite/perovskite tandem self-powered photodetector (PDs) is reported, incorporated with BiTeO layer to enahnce dual pyro-phototronic effect, to realize an innovated encryption imaging sensing system with programmable logic gate.
View Article and Find Full Text PDFWant AI Summaries of new PubMed Abstracts delivered to your In-box?
Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!