P-wave-enhanced spin field-effect transistor made of AlGaN/GaN heterostructure was designed for the spintronic devices operated at high power and high temperature. The operation theory is based on the spin-polarized field-effect transistor designed by Datta and Das [Appl. Phys. Lett. 56, 665 (1990)]. The mechanism of the p-wave enhancement in AlGaN/GaN heterostructure was investigated. The recent development and related patents in the spin-polarized field-effect transistor were reviewed. In particular, we will focus on the recent patents which could enhance p-wave probability and control of spin precession of 2DEG in the AlGaN/GaN transistor structure.
Download full-text PDF |
Source |
|---|---|
| http://dx.doi.org/10.2174/187221007782360457 | DOI Listing |
Publication Analysis
Top Keywords
Similar Publications
Dual Ionic Signal Detection: Modulation of Surface Charge of Nanofluidic Iontronics by Dual-Split Gate Voltages.
Anal Chem
January 2025
Faculty of Materials Science and Chemistry, China University of Geosciences, Wuhan 430074, P. R. China.
Nanofluidic iontronics, including the field-effect ionic diode (FE-ID) and field-effect ionic transistor (FE-IT), represent emerging nanofluidic logic devices that have been employed in sensitive analyses. Making analyte recognitions in predefined nanofluidic devices has been verified to improve the sensitivity and selectivity using a single ionic signal, such as ionic current amplification, rectification, and Coulomb blockade. However, the detection of analytes in complex systems generally necessitates more diverse signals beyond just ionic currents.
View Article and Find Full Text PDFSensorless Junction Temperature Estimation of Onboard SiC MOSFETs Using Dual-Gate-Bias-Triggered Third-Quadrant Characteristics.
Sensors (Basel)
January 2025
School of Mechanical and Engineering, Shanghai Jiao Tong University, Shanghai 200240, China.
Silicon carbide (SiC) metal oxide semiconductor field-effect transistors (MOSFETs) are a future trend in traction inverters in electric vehicles (EVs), and their thermal safety is crucial. Temperature-sensitive electrical parameters' (TSEPs) indirect detection normally requires additional circuits, which can interfere with the system and increase costs, thereby limiting applications. Therefore, there is still a lack of cost-effective and sensorless thermal monitoring techniques.
View Article and Find Full Text PDFRange Extension of Borehole Strainmeters Using MOSFET-Based Multi-Switch Automatic Zero Setting.
Sensors (Basel)
January 2025
National Institute of Natural Hazards, Beijing 100085, China.
Borehole strainmeters are essential tools for observing crustal deformation. In long-term observational applications, the dynamic changes in crustal deformation over multi-year scales often exceed the single measurement range of borehole strainmeters. Expanding the measurement range while maintaining high precision is a critical technical challenge.
View Article and Find Full Text PDFHigh-Mobility All-Transparent TFTs with Dual-Functional Amorphous IZTO for Channel and Transparent Conductive Electrodes.
Materials (Basel)
January 2025
Department of IT Semiconductor Convergence Engineering, Research Institute of Advanced Convergence Technology, Tech University of Korea, Siheung 15073, Republic of Korea.
The increasing demand for advanced transparent and flexible display technologies has led to significant research in thin-film transistors (TFTs) with high mobility, transparency, and mechanical robustness. In this study, we fabricated all-transparent TFTs (AT-TFTs) utilizing amorphous indium-zinc-tin-oxide (a-IZTO) as a dual-functional material for both the channel layer and transparent conductive electrodes (TCEs). The a-IZTO was deposited using radio-frequency magnetron sputtering, with its composition adjusted for both channel and electrode functionality.
View Article and Find Full Text PDFDesign and Study of a Novel P-Type Junctionless FET for High Performance of CMOS Inverter.
Micromachines (Basel)
January 2025
State Key Discipline Laboratory of Wide Bandgap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an 710071, China.
In this paper, a novel p-type junctionless field effect transistor (PJLFET) based on a partially depleted silicon-on-insulator (PD-SOI) is proposed and investigated. The novel PJLFET integrates a buried N+-doped layer under the channel to enable the device to be turned off, leading to a special work mechanism and optimized performance. Simulation results show that the proposed PJLFET demonstrates an I/I ratio of more than seven orders of magnitude, with I reaching up to 2.
View Article and Find Full Text PDFWant AI Summaries of new PubMed Abstracts delivered to your In-box?
Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!