Ferroelectric capacitors have steadily been integrated into semiconductor processes due to their potential as storage elements within memory devices. Polarization reversal within ferroelectric capacitors creates a high nonlinear dielectric constant along with a hysteresis profile. Due to these attributes, a phase-locked loop (PLL), when based on a ferroelectric capacitor, has the advantage of reduced cycle-to-cycle jitter. PLLs based on ferroelectric capacitors represent a new research area for reduction of oscillator jitter.
Download full-text PDF |
Source |
---|---|
http://dx.doi.org/10.1109/tuffc.2007.363 | DOI Listing |
Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!