A transistor pulse counter.

Br J Anaesth

Published: May 1955

Download full-text PDF

Source
http://dx.doi.org/10.1093/bja/27.5.261DOI Listing

Publication Analysis

Top Keywords

transistor pulse
4
pulse counter
4
transistor
1
counter
1

Similar Publications

This paper details the hardware implementation of a Universal Converter controlled by an Artificial Neural Network (ANN), utilizing key components such as six Insulated Gate Bipolar Transistors (IGBTs), two inductors, and two capacitors for energy storage and voltage smoothing. A Digital Signal Processor (DSP) serves as the core controller, processing real-time input and feedback signals, including voltage and current measurements, to dynamically manage five operational modes: rectifier buck, inverter boost, DC-DC buck, DC-DC boost, and AC voltage control. The pre-trained ANN algorithm generates pulse-width modulation (PWM) signals to control the switching of the IGBTs, optimizing timing and duty cycles for efficient operation.

View Article and Find Full Text PDF

The testing and modeling of semiconductor devices are the foundation of circuit design. The issue of high-power device testing urgently needs to be solved as the power level of the devices under test (DUTs) increases. This work proposes advanced measurement methods based on three aspects of "measuring capability, security, and stability" with a focus on the features of high output power, easy self-oscillation in mismatch tests, and safety risk in the measurement system of high-power transistors.

View Article and Find Full Text PDF

Silicon carbide (SiC) metal oxide semiconductor field-effect transistors (MOSFETs) are a future trend in traction inverters in electric vehicles (EVs), and their thermal safety is crucial. Temperature-sensitive electrical parameters' (TSEPs) indirect detection normally requires additional circuits, which can interfere with the system and increase costs, thereby limiting applications. Therefore, there is still a lack of cost-effective and sensorless thermal monitoring techniques.

View Article and Find Full Text PDF

This study investigates the effects of negative bias temperature (NBT) stress and irradiation on the threshold voltage () of p-channel VDMOS transistors, focusing on degradation, recovery after each type of stress, and operational behavior under varying conditions. Shifts in (Δ) were analyzed under different stress orders, showing distinct influence mechanisms, including defects creation and their removal and electrochemical reactions. Recovery data after each type of stress indicated ongoing electrochemical processes, influencing subsequent stress responses.

View Article and Find Full Text PDF

Ferroelectric and Optoelectronic Coupling Effects in Layered Ferroelectric Semiconductor-Based FETs for Visual Simulation.

Adv Sci (Weinh)

January 2025

Technical Center for Multifunctional Magneto-Optical Spectroscopy (Shanghai), Engineering Research Center of Nanophotonics & Advanced Instrument (Ministry of Education), Department of Physics, School of Physics and Electronic Science, East China Normal University, Shanghai, 200241, China.

Controlling polarization states of ferroelectrics can enrich optoelectronic properties and functions, offering a new avenue for designing advanced electronic and optoelectronic devices. Here, ferroelectric semiconductor-based field-effect transistors (FeSFETs) are fabricated, where the channel is a ferroelectric semiconductor (e.g.

View Article and Find Full Text PDF

Want AI Summaries of new PubMed Abstracts delivered to your In-box?

Enter search terms and have AI summaries delivered each week - change queries or unsubscribe any time!