Multi-Channel Gating Chip in 0.18 µm High-Voltage CMOS for Quantum Applications.

A gating circuit for a photonic quantum simulator is introduced. The gating circuit uses a large excess bias voltage of up to 9.9 V and an integrated single-photon avalanche diode (SPAD).